


DLL and NCDL Mechanism in DDR Memory Controller


FIG. 1A



CENTER ALIGNMENT OF DQS AND DATA SIGNALS

FIG. 1B

200



Delay Locked Loop

FIG. 2

4/6





FIG. 3



Plot of Passing Count Vs Gate NCDL

FIG. 4




FIG. 5